



# ft4288

## 2.1W Dual Audio Amplifier

### Datasheet (Rev. 2.0)

---

## Introductions

The ft4288 is a 2.1W bridge-connected dual audio amplifier. When supplied with 5V voltage, the ft4288 can deliver 2.1W to a 4Ω load or 2.4W to 3Ω load with the THD+N rate lower than 1.0%.

The dual audio power amplifier design of ft4288 provides high quality dual-channel output while requiring few external components and consuming very little PCB space.

The ft4288's power-saving feature is another plus tailored for handheld device. When the power-saving mechanism is activated, only 0.04μA current is running on the ft4288. Other features such as thermal shutdown protection and "click and pops" reduction during power-up ensure the safety and reliability in real applications.

## Features

- ◆ Micro power shutdown mode
- ◆ Thermal shutdown protection
- ◆ Improved "click and pop" suppression circuitry
- ◆ Space-saving QFN package.
- ◆ Package: QFN-16 (4mm x 4mm)

## Specifications

- ◆  $P_O$  @ 1% THD+N,  $V_{DD} = 5V$ 
  - $R_L = 3\Omega$ ,  $P_O = 2.4W$  (TYP)
  - $R_L = 4\Omega$ ,  $P_O = 2.1W$  (TYP)
  - $R_L = 8\Omega$ ,  $P_O = 1.3W$  (TYP)
- ◆ Single-ended mode THD+N @ 0.01% under 75mW, 32Ω load impedance (5V, 1kHz)
- ◆ Shutdown current: 0.04μA
- ◆ Supply voltage range: 2.7V to 5.5V
- ◆ PSRR @ 217Hz: 85dB (TYP)

# Packaging Details

Figure 1. ft4288 Pinout Diagram






Figure 2. ft4288 Package Dimensions



# Application Information

Figure 3. Typical Application Schematics



## Bridged Amplifier

The ft4288 consists of two pairs of amplifiers (illustrated as A1 and B1 in Figure 1) which form a dual-channel stereo amplifier. External feedback resistors R2 and R8 and input resistors R1 and R9 set the closed-loop gain of Amplifier A (-OUT) and Amplifier B (-OUT), while two internal 20kΩ resistors set Amplifier A (+OUT) and Amplifier B (+OUT) gains to 1. The amplifiers' (-OUT) outputs also serve as (+OUT)'s inputs and produce (+OUT) outputs identical in magnitude but opposite in phase with the (-OUT) signal. Hence the load between the (+OUT) and (-OUT) is driven differentially, or in another word, in bridge mode.

The differential gain result:

$$A_{VD} = 2 * (R_F / R_i) \tag{1}$$

Bridge mode amplifier provides four times the output power of that from single-ended amplifier under the same condition. However, the power increase calculation assumes that amplifier is not current limited or that the output signal is not clipped. Therefore, to ensure minimum output signal clipping, care must be taken when choosing an amplifier's closed-loop gain.

## Power Dissipation

Power dissipation is critical for either single-ended or bridged amplifier board design. Equation (2) indicates the maximum power dissipation for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{\text{DMAX}} = (V_{\text{DD}})^2 / (2\pi^2 R_{\text{L}}) \quad \text{Single-ended} \quad (2)$$

For ft4288 where two operational amplifiers per channel are adopted, the internal power dissipation per channel is four times that of a single-ended amplifier, as indicated in Equation (3). Given a 5V input power and a 4Ω output load, the maximum total power dissipation is 1.27W for single channel or 2.54W for stereo output.

$$P_{\text{DMAX}} = 4 * (V_{\text{DD}})^2 / (2\pi^2 R_{\text{L}}) \quad \text{Bridge mode} \quad (3)$$

The ft4288 single channel power dissipation must not exceed the  $P_{\text{DMAX}}$ ' value in equation (4). The ft4288's  $T_{\text{JMAX}}$  is 150°C;  $\Theta_{\text{JA}}$  is 20°C/W given that the package is soldered to a DAP pad that expands to a copper area of 5 square inches on PCB. Equation (5) is a variation of Equation (4) for calculating the maximum ambient temperature at maximum stereo power dissipation when junction temperature limitation is not exceeded.

$$P_{\text{DMAX}}' = (T_{\text{JMAX}} - T_{\text{A}}) / \Theta_{\text{JA}} \quad (4)$$

$$T_{\text{A}} = T_{\text{JMAX}} - 2 * P_{\text{DMAX}} \Theta_{\text{JA}} \quad (5)$$

The examples above assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If  $P_{\text{DMAX}}$  in Equation (2) or (3) exceeds  $P_{\text{DMAX}}'$  in Equation (4), measures should be taken by either decreasing the supply voltage, increasing load impedance, reducing the ambient temperature or adding external heat sink. When heat sink is applied to system design, the  $\Theta_{\text{JA}}$  equals ( $\Theta_{\text{JC}} + \Theta_{\text{CS}} + \Theta_{\text{SA}}$ ). ( $\Theta_{\text{JC}}$ : junction-to-case thermal impedance;  $\Theta_{\text{CS}}$ : case-to-sink thermal impedance;  $\Theta_{\text{SA}}$ : sink-to-ambient thermal impedance).

## Power Supply Bypassing

Proper power supply bypassing is critical for low noise performance and high power supply rejection in a power amplifier. Applications employing 5V regulator typically use a 10μF in parallel with a 0.1μF filter capacitor to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a 1.0μF tantalum bypass capacitor connected between the ft4288's power supply pins and the ground. **DO NOT** substitute a ceramic capacitor for the tantalum, or it would cause oscillation. Optimizing the length of leads and traces between the ft4288 and ground also help to improve the power supply bypassing.

## Micro-Power Shutdown

The ft4288's power saving scheme is realized through the SHUTDOWN pin and the voltage applied on it. The micro-power shutdown is performed to turn off the amplifier's bias circuitry as long as the SHUTDOWN pin is grounded. Typically, current as low as 0.04μA can be achieved by applying a voltage close to GND to the SHUTDOWN pin.

The Micro-Power shutdown can be initiated and controlled by either a single-pole, single-throw switch, or a microprocessor, or a microcontroller. A switch is employed in the reference design illustrated in Figure 1. Connect an external 100k resistor between the SHUTDOWN pin and the ground; connect the switch between the SHUTDOWN pin and  $V_{\text{DD}}$ . Closing the switch sets the amplifier in normal function, while opening the switch sets the SHUTDOWN pin to ground through the 100k resistor and consequently activates the shutdown. The switch and resistor design guarantees that the

SHUTDOWN pin is not float to prevent unwanted state changes. In digital systems, where microprocessors or microcontrollers are deployed, digital output can be applied to control the SHUTDOWN input voltage.

## Components

Proper external components are essential for building up an ft4288 system. Although the ft4288 can function well with various external component combinations, most optimized performance and cost are achieved only with careful selection.

The ft4288 is unity-gain stable which provides wide design feasibility for designers. The gain is set to meet individual application requirements but no higher in order to get minimum THD+N and maximum Signal-Noise Ratio (SNR). However, low gain demands input signals with greater voltage swings to achieve maximum output power. Fortunately, many signal sources such as CODECs have outputs of  $1V_{RMS}$  ( $2.83V_{P-P}$ ).

### Input Capacitor

High value input coupling capacitors (C1, C2) are required to amplifying the low inputting audio signal as illustrated in Figure 1. However, high value capacitor can be expensive in cost and big in size which may become a fatal issue for handheld devices. Besides, the speakers in handheld and portable devices, either internal or external, seldom reproduce signals below 150Hz. Therefore, big input capacitor has very little influence in output signal quality in applications using limited frequency response speakers.

Besides the cost and size, C1 and C2 also influence the click and pop performance. When the supply voltage is fed in, a transient (pop) is generated as the charge on the input capacitor changes from 0 to a quiescent state. The magnitude of the pop is proportional to the input capacitance. The higher the capacitance is, the more time it requires to reach quiescent DC voltage (usually  $0.5V_{DD}$ ) when charged with a fixed current. The amplifier output charges the input capacitor through the feedback resistors (R2, R8). Therefore, pops can be minimized with input capacitance no higher than necessary to provide -3dB frequency.

R1 and R5 are input resistors. C1 and C2 produce -3dB high pass filter cutoff frequency as stated in Equation (7).

$$f_{-3dB} = 1 / (2\pi R_{IN} C_{IN}) = 1 / (2\pi R1 C1) \tag{7}$$

### Bypass Capacitor

Bypass capacitor determines the time needed for setting ft4288 to quiescent operation and plays an important role in minimizing turn-on pops. The slower the output ramp to quiescent DC voltage ( $0.5V_{DD}$  nominal), the smaller the turn-on pop is. The relationship between the capacitance and turn-on time is listed in the table below. In Figure 1, C6 is a  $1.0\mu F$  bypass capacitor which, altogether with C1, minimizes the pops and clicks.

C6	T <sub>ON</sub>
0.01 $\mu F$	30ms
0.1 $\mu F$	40ms
0.22 $\mu F$	60ms
0.47 $\mu F$	80ms
1.0 $\mu F$	140ms

Besides the click and pop reduction function, the C6 connected between the BYPASS pin and the ground improves the internal bias voltage stability and amplifier PSRR.

## Parametric Data

### Absolute Maximum Ratings

**Caution!** The parameters provided in this table are the maximum values. Parameters exceeding these values may cause permanent damage to the device and the board.

Symbol	Parameters	Value
$V_{DD}$	Supply Voltage	6.0V
$V_I$	Input Voltage	-0.3V to $V_{DD} + 0.3V$
	Power Dissipation	Internally Limited
	ESD Susceptibility	2000V
	ESD Susceptibility	200V
$T_J$	Junction Temperature	150°C
$T_{stg}$	Storage Temperature	-65°C to +150°C
<b>Soldering Information</b>		
	Small Outline Package	
	Vapor Phase (60 sec.)	215°C
	Infrared (15 sec.)	220°C
<b>Thermal Resistance</b>		
$\theta_{JC}$ (TYP)		3°C/W
$\theta_{JA}$ (TYP')		42°C/W

### Operation Ratings

Parameters	Value
Temperature Range $T_{MIN} \leq T_A \leq T_{MAX}$	$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$
Supply Voltage	$2.7V \leq V_{DD} \leq 5.5V$

## Electrical Characteristics

**Note:** The following electrical characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. But note that specifications are not guaranteed for parameters where no limit is given. The typical value however, is a good indication of device performance. All voltages in the following tables are specified at 25°C which is generally taken as parametric norm. All measurements are taken from the application illustrated in Figure 3.

**Typical,  $V_{DD} = 5V$ ,  $T_A = 25^\circ C$**

Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
$V_{DD}$	Supply voltage			2.7	V(min)
				5.5	V(max)
$I_{DD}$	Quiescent Power Supply Current	$V_{IN} = 0V$ , $I_O = 0A$ (Note 10), BTL Load	6	10	mA(max)
		$V_{IN} = 0V$ , $I_O = 0A$ (Note 10), SE Load	3.0	6	mA(max)
$I_{SD}$	Shutdown Current	GND applied to the SHUTDOWN pin	0.04	2	$\mu A$ (max)
$V_{IHSD}$	Shutdown High Input Voltage		1.2	1.4	V(min)
$V_{ILSD}$	Shutdown Low Input Voltage		1	0.4	V(max)
$T_{WU}$	Turn On Time	1 $\mu F$ Bypass Cap (C6)	140		ms

**Bridged-Mode Operation,  $V_{DD} = 5V$ ,  $T_A = 25^\circ C$**

Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
$V_{OS}$	Output Offset Voltage	$V_{IN} = 0V$	5	25	mV(max)
$P_O$	Output Power (Note 11)	THD + N = 1%, $f = 1kHz$ (Note 12), $R_L = 3\Omega$	2.4		W
		THD + N = 1%, $f = 1kHz$ (Note 12), $R_L = 4\Omega$	2.1		W
		THD + N = 1%, $f = 1kHz$ (Note 12), $R_L = 8\Omega$	1.3	1.0	W(min)
		THD + N = 10%, $f = 1kHz$ (Note 12), $R_L = 3\Omega$	3.0		W
		THD + N = 10%, $f = 1kHz$ (Note 12), $R_L = 4\Omega$	2.5		W
		THD + N = 10%, $f = 1kHz$ (Note 12), $R_L = 8\Omega$	1.7		W
THD+N	Total Harmonic Distortion + Noise	$f = 1kHz$ , $A_{VD} = 2$ , $R_L = 4\Omega$ , $P_O = 1W$	0.1		%
		$f = 1kHz$ , $A_{VD} = 2$ , $R_L = 8\Omega$ , $P_O = 1W$	0.06		%
PSRR	Power Supply Rejection Ratio	Input un-terminated, 217Hz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	85		dB
		Input un-terminated, 1kHz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	80		dB
		Input grounded, 217Hz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	65		dB
		Input grounded, 1kHz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	70		dB
$V_{NO}$	Output Noise Voltage	1kHz, A-weighted	21		$\mu V$

**Single-Ended Operation ( $V_{DD} = 5V$ ,  $T_A = 25^\circ C$ )**

Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
$P_O$	Output Power	THD+N = 0.5%, $f = 1\text{kHz}$ , $R_L = 32\Omega$	90	75	mW(min)
THD+N	Total Harmonic Distortion + Noise	$f = 1\text{kHz}$ , $R_L = 32\Omega$ , $P_O = 20\text{mW}$	0.015		%
PSRR	Power Supply Rejection Ratio	Input un-terminated, 217Hz, $V_{\text{ripple}} = 200\text{mV}_{\text{p-p}}$ , $C_6 = 1\mu\text{F}$ , $R_L = 32\Omega$	70		dB
		Input un-terminated, 1kHz, $V_{\text{ripple}} = 200\text{mV}_{\text{p-p}}$ , $C_6 = 1\mu\text{F}$ , $R_L = 32\Omega$	72		dB
		Input grounded, 217Hz, $V_{\text{ripple}} = 200\text{mV}_{\text{p-p}}$ , $C_6 = 1\mu\text{F}$ , $R_L = 32\Omega$	65		dB
		Input grounded, 1kHz, $V_{\text{ripple}} = 200\text{mV}_{\text{p-p}}$ , $C_6 = 1\mu\text{F}$ , $R_L = 32\Omega$	70		dB
$V_{NO}$	Output Noise Voltage	1kHz, A-weighted	11		$\mu\text{V}$

**Typical,  $V_{DD} = 3V$ ,  $T_A = 25^\circ C$** 

Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
$I_{DD}$	Quiescent Power Supply Current	$V_{IN} = 0V$ , $I_O = 0A$ (Note 10), BTL Load	4.5		mA
		$V_{IN} = 0V$ , $I_O = 0A$ (Note 10), SE Load	2.5		mA
$I_{SD}$	Shutdown Current	GND applied to the SHUTDOWN pin	0.01		$\mu\text{A}$ (max)
$V_{IHSD}$	Shutdown High Input Voltage		1	1.4	V(min)
$V_{ILSD}$	Shutdown Low Input Voltage		0.8	0.4	V(max)
$T_{WU}$	Turn On Time	1 $\mu\text{F}$ Bypass Cap (C6)	140		ms


**Bridged-Mode Operation,  $V_{DD} = 3V$ ,  $T_A = 25^{\circ}C$**


Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
$V_{OS}$	Output Offset Voltage	$V_{IN} = 0V$	5		mV(max)
$P_O$	Output Power (Note 11)	THD + N = 1%, f = 1kHz (Note 12), $R_L = 3\Omega$	0.82		W
		THD + N = 1%, f = 1kHz (Note 12), $R_L = 4\Omega$	0.70		W
		THD + N = 1%, f = 1kHz (Note 12), $R_L = 8\Omega$	0.43		W(min)
		THD + N = 10%, f = 1kHz (Note 12), $R_L = 3\Omega$	1.0		W
		THD + N = 10%, f = 1kHz (Note 12), $R_L = 4\Omega$	0.85		W
		THD + N = 10%, f = 1kHz (Note 12), $R_L = 8\Omega$	0.53		W
THD+N	Total Harmonic Distortion + Noise	f = 1kHz, $A_{VD} = 2$ , $R_L = 4\Omega$ , $P_O = 1W$	0.1		%
		f = 1kHz, $A_{VD} = 2$ , $R_L = 8\Omega$ , $P_O = 1W$	0.05		%
PSRR	Power Supply Rejection Ratio	Input un-terminated, 217Hz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	90		dB
		Input un-terminated, 1kHz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	80		dB
		Input grounded, 217Hz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	65		dB
		Input grounded, 1kHz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 8\Omega$	73		dB
$V_{NO}$	Output Noise Voltage	1kHz, A-weighted	21		$\mu V$


**Single-Ended Operation,  $V_{DD} = 3V$ ,  $T_A = 25^{\circ}C$**


Symbol	Parameter	Conditions	Typical	Limit	Units (Limits)
$P_O$	Output Power	THD+N = 0.5%, f = 1kHz, $R_L = 32\Omega$	35		mW(min)
THD+N	Total Harmonic Distortion + Noise	f = 1kHz, $R_L = 32\Omega$ , $P_O = 25$ mW	0.015		%
PSRR	Power Supply Rejection Ratio	Input un-terminated, 217Hz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 32\Omega$	71		dB
		Input un-terminated, 1kHz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 32\Omega$	79		dB
		Input grounded, 217Hz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 32\Omega$	65		dB
		Input grounded, 1kHz, $V_{ripple} = 200mV_{p-p}$ , $C_6 = 1\mu F$ , $R_L = 32\Omega$	72		dB
$V_{NO}$	Output Noise Voltage	1kHz, A-weighted	11		$\mu V$


# Typical Performance Characteristics

















Fangtek Inc.  
20823 Stevens Creek Blvd.,  
Suite 300 Cupertino  
CA 95014, U.S.A.  
Tel: +1-408-996-1098  
Fax: +1-408-996-0339  
Website: [www.fangtek.com](http://www.fangtek.com)  
Email: [info@fangtek.com](mailto:info@fangtek.com)

Fangtek Electronics (Shanghai) Co., Ltd.  
N. 2/F., 2, Lane 690, Bibo Rd.  
Zhangjiang Hi-tech Park, Pudong Dist.  
Shanghai, P.R.China, 201203  
Tel: +86-21-50271868  
Fax: +86-21-50271869  
Website: [www.fangtek.com.cn](http://www.fangtek.com.cn)  
Email: [info@fangtek.com](mailto:info@fangtek.com)