

SED 17A2 Series

LCD Drivers

Technical Manual



No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

HD44103, HITACHI Ltd.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.


©Seiko Epson Corporation 1998 All rights reserved.

CONTENTS

SED1700 Series Selection Guide

- 1. SED1741D1B**
- 2. SED1742**
- 3. SED1743**
- 4. SED1744**
- 5. SED1748D0B**
- 6. SED1752**
- 7. SED1753**
- 8. SED1758**
- 9. SED17A2**
- 10. SED1765**
- 11. SED1766**
- 12. SED1770**

SED1700 Series Selection Guide

A decorative graphic consisting of two thick, gray lines that intersect to form a large, stylized 'V' shape. One line starts from the bottom left and extends towards the top right. The other line starts from the bottom right and extends towards the top left, meeting the first line at a point roughly in the center of the page.

SED1700 Series Selection Guide

■ LCD drivers for large-sized displays

High-speed drivers for large-sized dot-matrix displays that complement SEIKO EPSON's dedicated LCD controllers.

SED1700 series

● Segment drivers

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Outputs | Data bus | Package | Application |
|-------------|--------------------------|-----------------------|-----------------|---------|--------------------------------|--|-----------------------|
| SED1722D0A | 4.5-5.5 | 14-40 | 1/100 -1/500 | 80 | 4-bit parallel | Al pad chip | Used with the SED1733 |
| SED1722F0A | | | | | | QFP5-100pin | |
| SED1724D0A | | | | | QFP5-100pin | | |
| SED1724F0A | | | | | | | |
| SED1742D1B | 2.7-5.5 | 14-42 | 1/100 -1/500 | 160 | 4-bit parallel | Au bump chip | Used with the SED1743 |
| SED1742T0A | | | | | | TCP (Outer lead pitch 0.18mm) | |
| SED1744D1B | | | | | | Au bump chip | |
| SED1744T0A | | | | | TCP (Outer lead pitch 0.18mm) | | |
| SED1748D0B | | | | | Au bump chip | | |
| SED1748T0A | | | | | TCP (Outer lead pitch 0.092mm) | | |
| SED1758D0B | | 14-42 | 1/100 -1/500 | 160 | 8-bit parallel | Au bump chip | |
| SED1758T0A | | | | | | Slim TCP (Outer lead pitch 0.092 mm) | |
| SED1758T0B | | | | | | Flex TCP (Outer lead pitch 0.092 mm) | |
| SED1758T0G | | | | | | Ultra slim TCP (Outer lead pitch 0.080 mm) | |
| SED1752T0A | | | | | | Slim TCP (Outer lead pitch 0.070 mm) | |
| SED1752T0B | | | | | | Ultra slim TCP (Outer lead pitch 0.070 mm) | |
| SED17A0T0A* | | | | | | Ultra slim TCP (Outer lead pitch 0.070 mm) | |
| SED1756D0A | | | | | | Al pad chip (For COG) | |

* : Under development

● Common Drivers

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Outputs | Package | Application | |
|-------------|--------------------------|-----------------------|-----------------------|-----------------|-------------------------------|-------------|--------------|
| SED1733D0A | 4.5-5.5 | 14-40 | 1/100 -1/400 | 100 | Al pad chip | | |
| SED1733F0A | | | | | QFP5-128pin | | |
| SED1743D1B | 2.7-5.5 | 14-40 | 1/100 -1/500 | 160 | Au bump chip | | |
| SED1743T0A | | | | | TCP (Outer lead pitch 0.18mm) | | |
| SED1741D1B | | | | | Au bump chip | | |
| SED1741T1B* | | TCP | | | | | |
| SED1753D0B | | 14-42 | | 1/100 -1/500 | 120 | | Au bump chip |
| SED1753T0A | | | | | | | TCP |
| SED1755D0A | Al pad chip (For COG) | | Used with the SED1756 | | | | |

* : Under development

■ LCD drivers for grayscale displays

Controlling the lighting time, they avail gray-scale displays in 16 or 64 levels on the LCD panel. The applicable type of panel differs depending on the speed, withstanding voltage and driving method.

● MIM LCD Drivers SED1760 series


| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Data bus | Package | Application |
|-------------|--------------------------|-----------------------|-------------|---------|--------|--------------------|--------------------------------|-----------------------|
| SED1765D0A | 4.5-5.5 | 14-40 | 1/100-1/500 | 160 | - | 4-bit parallel x 2 | Al pad chip | For MIM-type displays |
| SED1765D0B | | | | | | | Au bump chip | PWM technology |
| SED1765T0A | | | | | | | TCP (Outer lead pitch: 0.18mm) | 16-level gray |
| SED1766D0A | | | | | | | Al pad chip | For STN-type displays |
| SED1766D0B | | | | | | | Au bump chip | PWM technology |
| SED1766T0A | | | | | | | TCP (Outer lead pitch: 0.18mm) | 16-level gray |

● TFT LCD Drivers

SED1770 series

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment outputs | Data inputs | Package | Application |
|-------------|--------------------------|-----------------------|------|-----------------|--------------|--------------|-------------------------------|
| SED1770D0A | 4.5-5.5 | 5-17 | - | 160 | 3 (R,G,B) | Au bump chip | For MIM- or TFT-type displays |
| SED1771D0A | | | - | 162 | | | |

9. SED17A2 LCD Segment Driver



Contents

| | |
|---------------------------------------|------|
| 1. OVERVIEW | 9-1 |
| 2. FEATURES | 9-1 |
| 3. BLOCK DIAGRAM | 9-1 |
| 4. BLOCK FUNCTIONS | 9-2 |
| 5. PIN DESCRIPTION | 9-4 |
| 6. ABSOLUTE MAXIMUM RATING | 9-5 |
| 7. ELECTRIC CHARACTERISTICS | 9-6 |
| 8. LCD DRIVE POWER SUPPLY | 9-10 |
| 9. SAMPLE CIRCUIT | 9-11 |
| 10. TCP | 9-13 |
| 11. DIMENSIONAL OUTLINE DRAWING | 9-14 |

SED17A2

1. OVERVIEW

SED17A2T is a 240-output segment (column) driver suited for large capacity, color STN dot matrix liquid crystal panels. It is used paired with the SED1753.


It is designed for high resolution LCD display, employs high speed enable chain technique for achieving low-power and equips with long type chip layout suited for smaller LCD panels. SED17A2T's low voltage, high speed logic operation capability offers it a wide range of applications.

2. FEATURES

- LCD drive outputs: 240
- Lower operating voltage: 2.7V minimum
- Applicable to high duty drive: 1/500 (for reference)

- Wide LCD drive voltage range:
+8V to +42V ($V_{CC} = 3$ to 5.5V)
- High speed and low-power data transfer supported by the 8 bit bus, enable chain approach
Shift clock frequency ...30.0MHz ($5V \pm 10\%$)
...20.0MHz (3.0V)
...18.0MHz (2.7V)
- Slimmer chip shape
- Non-bias display off function
- Pin selectable output shift direction
- LCD power bias is offset adjustable according to V_{DDH} or GND level
- Logic operation power: 2.7V to 5.5V
- Package : TCP ... SED17A2T**
- This IC is not designed for radiation and light protection

3. BLOCK DIAGRAM



4. BLOCK FUNCTIONS

Enable register

Enable register is a bidirectional register which allows direction select by the SHL input. The shift register output is used for storing the data bus signal to the data register.

As long as the enable signal is disabled, the internal clock signal and data bus are fixed to low-level to introduce the power save mode to the system.

When multiple segment drivers are used, EIO terminals on respective drivers are cascade connected and EIO terminal on the first driver is connected to GND (see the connection example). The enable control circuit automatically detects the end of acquisition of 240 bit of data and transfers the enable signal automatically. Therefore, control signal from the control LSI is no more needed.

Data register

It is a register for converting the data bus signal to and from parallel and serial using the enable shift register output. Therefore, relations between serial display data and segment output is determined independent of number of shift clocks entered.

Latch

Acquires the data register contents at the LP falling edge trigger, then sends it to the level shifter.

Level shifter

A level interface circuit for converting voltage level of a signal from logic system level to LCD drive level.

LCD driver


Outputs the LCD drive voltage.

The following table shows relations between data bus signal, frame signal FR and segment output voltage.

| $\overline{\text{DSPOF}}$ | Data bus signal | FR | Driver output voltage |
|---------------------------|-----------------|----|-----------------------|
| H | H | H | V ₀ |
| | | L | V ₅ |
| | L | H | V ₂ |
| | | L | V ₃ |
| L | — | — | V ₅ |


Timing Diagram

Timing Diagram
For 1/240 duty (For reference)



① and ③ represent the driver cascade number.

* In high speed data transfer, a longer XSCL cycle must be selected in the LP pulse insertion timing for satisfying the LP→XSCL (tLH) requirement.



SED17A2

5. PIN DESCRIPTION

| Pin name | I/O | Description | No. of pins | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--------------|---|-------------|------------|----|----|----|--------|--------|--|-----|--|------|------|------|--|----|----|----|------|------|---|----|----|----|-----|----|----|----|--------|-------|---|----|----|----|-----|----|----|----|-------|--------|---|
| O1 to O240 | O | LCD drive segment (column) output. The output changes at the LP falling edge. | 240 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| D0 to D3-7 | I | Display data input | 8 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| XSCL | I | Display data shift clock input (falling edge trigger) | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| LP | I | Display data latch pulse input (falling edge trigger) | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| EIO1 EIO2 | I/O | Enable input or output. It is set to either input or output depending on the SHL input level. The output is reset as the LP is entered and automatically shifted to low-level as 160 bit of data has been acquired. | 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SHL | I | Shift direction select and EIO pin I/O control signal input. The following shows the relation between data and segment output when data is entered to (D0 through D7) pins in the order of F0 through F7 being followed by L0 through and L7. <div style="text-align: right; margin-right: 20px;">F (First), L (last)</div> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="7">O (Output)</th> <th colspan="2">EIO</th> </tr> <tr> <th>O240</th> <th>O239</th> <th>O238</th> <th></th> <th>O3</th> <th>O2</th> <th>O1</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>F7</td> <td>F6</td> <td>F5</td> <td>...</td> <td>L2</td> <td>L1</td> <td>L0</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>H</td> <td>L0</td> <td>L1</td> <td>L2</td> <td>...</td> <td>F5</td> <td>F6</td> <td>F7</td> <td>Input</td> <td>Output</td> </tr> </tbody> </table> <p>Note: Relation between data and segment output is determined independent of number of shift locks.</p> | SHL | O (Output) | | | | | | | EIO | | O240 | O239 | O238 | | O3 | O2 | O1 | EIO1 | EIO2 | L | F7 | F6 | F5 | ... | L2 | L1 | L0 | Output | Input | H | L0 | L1 | L2 | ... | F5 | F6 | F7 | Input | Output | 1 |
| SHL | O (Output) | | | | | | | EIO | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | O240 | O239 | O238 | | O3 | O2 | O1 | EIO1 | EIO2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| L | F7 | F6 | F5 | ... | L2 | L1 | L0 | Output | Input | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | L0 | L1 | L2 | ... | F5 | F6 | F7 | Input | Output | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FR | I | LCD drive output frame signal input. | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| VCC, GNDL GNDR | Power supply | Logic operation power GND : 0V VCC: +3.3V, +5V | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| VDDHL, V0L V2L, V3L, V5L, VDDHR, V0R, V2R, V3R, V5R | Power supply | LCD drive circuit power GND : 0V VDDH: +14 to +42V VDDH ≥ V0 ≥ V2 ≥ 7/9V0 2/9V0 ≥ V3 ≥ V5 ≥ GND | 10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DSPOF | I | Forced bias fixed input. At low-level, it forces the output to V5 level. * This function is not available when the SED17A2T is paired with the SED1703. | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |


6. ABSOLUTE MAXIMUM RATING

| Items | Codes | Ratings | Units |
|-----------------------|---|-----------------------------------|-------|
| Supply voltage (1) | V _{CC} | -0.3 to +7.0 | V |
| Supply voltage (2) | V _{DDH} | -0.3 to +45.0 | V |
| Supply voltage (3) | V ₀ , V ₂ , V ₃ , V ₅ | GND -0.3 to V _{DDH} +0.3 | V |
| Input voltage | T _I | GND -0.3 to V _{CC} +0.3 | V |
| Output voltage | V _O | GND -0.3 to V _{CC} +0.3 | V |
| EIO output current | I _{OI} | 20 | mA |
| Operating temperature | T _{opr} | -30 to +85 | °C |
| Storage temperature | T _{stg} | -55 to +100 | °C |

Note 1: GND = 0V is assumed for all voltages.

Note 2: Storage temperature assumes that TCP has been mounted.

Note 3: V₀, V₂, V₃ and V₅ voltage must always satisfy V_{DDH} ≥ V₀ ≥ V₂ ≥ V₃ ≥ V₅ ≥ GND.



Note 4: Do not allow the logic operation power goes to floating state or V_{CC} goes to 2.6V or less while LCD drive circuit power is applied. Otherwise, LSI can be permanently damaged. Special care is needed for the system power on or off sequences.

7. ELECTRIC CHARACTERISTICS

DC Characteristics


Except where otherwise specified, GND = V₅ = 0V, V_{CC} = +5.0V±10% and Ta = -30 to 85°C are assumed.

| Items | Codes | Conditions | | Min. | Typ. | Max. | Units | Applicable pins |
|-------------------------------------|--------------------|--|-------------------------------|-----------------------|------|--------------------|-------|---|
| Supply voltage (1) | V _{CC} | | | 2.7 | — | 5.5 | V | V _{CC} |
| Recommended operating voltage | V ₀ | | | 14.0 | — | 40.0 | V | V _{0L} , V _{DDHL} |
| Operatable voltage | V ₀ | Function | | 8.0 | — | 42.0 | V | V _{0R} , V _{DDHL} |
| Supply voltage (2) | V ₂ | Recommended value | | 7/9V ₀ | — | V ₀ | V | V _{2L} , V _{2R} |
| Supply voltage (3) | V ₃ | Recommended value | | GND | — | 2/9V ₀ | V | V _{3L} , V _{3R} |
| High level input voltage | V _{IH} | V _{CC} = 2.7 to 5.5V | | 0.8V _{CC} | — | — | V | EIO1, EIO2, FR D0 to D7, XSCL SHL, LP, <u>DSPOF</u> |
| Low level input voltage | V _{IL} | | | — | — | 0.2V _{CC} | V | |
| High level output voltage | V _{OH} | V _{CC} = | I _{OH} = -0.6mA | V _{CC} - 0.4 | — | — | V | EIO1, EIO2 |
| Low level output voltage | V _{OL} | 2.7 to 5.5V | I _{OH} = 0.6mA | — | — | 0.4 | V | |
| Input leak current | I _{LI} | GND ≤ V _{IN} ≤ V _{CC} | | — | — | 2.0 | μA | D0 to D7, LP, FR XSCL, SHL, <u>DSPOF</u> |
| I/O leak current | I _{LI/O} | GND ≤ V _{IN} ≤ V _{CC} | | — | — | 5.0 | μA | EIO1, EIO2 |
| Rest current | I _{IGND} | V ₀ = 14.0 to 42.0V V _{IH} = V _{CC} , V _{IL} = GND | | — | — | 25 | μA | GND |
| Output resistance | R _{SEGE} | ΔV _{ON} = 0.5V | V ₀ = +36.0V, 1/24 | — | 0.80 | 1.1 | kΩ | O0 to |
| | | Recommended condition | V ₀ = +26.0V, 1/20 | — | 0.85 | 1.2 | — | O240 |
| Output resistance in-chip deviation | ΔR _{SEGE} | ΔV _{ON} = 0.5 V ₀ = +36.0V, 1/24 | | — | — | 95 | Ω | O1 to O240 |
| Mean operating current (1) | I _{CC} | V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{XSCL} = 5.38MHz f _{LP} = 33.6KHz, f _{FR} = 70Hz Input data: Check display, no load | | — | 0.75 | 1.7 | mA | V _{CC} |
| | | V _{CC} = +3.0V Other conditions are the same as when V _{CC} = 5V | | — | 0.3 | 0.9 | | |
| Mean operating current (2) | I ₀ | V ₀ = +30.0V V _{CC} = +5.0V, V ₃ = +4.0V V ₂ = +26.0V, V ₅ = 0.0V Other conditions are the same as shown in the I _{CC} column | | — | 0.25 | 1.4 | mA | V ₀ |
| Input terminal capacity | C _I | Freq. 1MHz Ta = 25°C | | — | — | 8 | pF | D0 to D7, LP, FR XSCL, SHL, <u>DSPOF</u> |
| I/O terminal capacity | C _{I/O} | Independent chips | | — | — | 15 | pF | EIO1, EIO2 |

SED17A2


Operating Voltage Range Vcc-V0

V0 voltage must be selected within the Vcc-V0 operating voltage range as shown below.



AC Characteristics

Input Timing Characteristics



($V_{CC} = +5.0V \pm 10\%$, $T_a = -30$ to $85^\circ C$)

| Items | Codes | Conditions | Min. | Max. | Units |
|-----------------------------|------------------|---|------|------|-------|
| XSCL cycle | t_c | *2 | 33 | — | ns |
| XSCL high-level pulse width | t_{WCH} | 20% and 80% of V_{CC} are assumed for all timing. | 9 | — | ns |
| XSCL low-level pulse width | t_{WCL} | | 9 | — | ns |
| Data setup time | t_{DS} | | 5 | — | ns |
| Data hold time | t_{DH} | | 5 | — | ns |
| XSCL→LP rise time | t_{LD} | | -0 | — | ns |
| LP→XSCL fall time | t_{LH} | | 25 | — | ns |
| LP high-level pulse width | t_{WLH} | *1 | 15 | — | ns |
| Allowable FR delay time | t_{DF} | | -300 | +300 | ns |
| EIO setup time | t_{SUE} | | 5 | — | ns |
| Input signal change time | t_{r1}, t_{f1} | *3 | — | 50 | ns |
| DSPOF signal change time | t_{r2}, t_{f2} | | — | 100 | ns |

($V_{CC} = +2.7V$ to $4.5V$, $T_a = -30$ to $85^\circ C$)

| Items | Codes | Conditions | Min. | Max. | Units |
|-----------------------------|------------------|---|------|------|-------|
| XSCL cycle | t_c | $V_{CC} = 3.0$ to $4.5V$ | 50 | — | ns |
| | | *2 | 55 | — | ns |
| XSCL high-level pulse width | t_{WCH} | 20% and 80% of V_{CC} are assumed for all timing. | 15 | — | ns |
| XSCL low-level pulse width | t_{WCL} | | 15 | — | ns |
| Data setup time | t_{DS} | | 10 | — | ns |
| Data hold time | t_{DH} | | 10 | — | ns |
| XSCL→LP rise time | t_{LD} | | -0 | — | ns |
| LP→XSCL fall time | t_{LH} | | 30 | — | ns |
| LP high-level pulse width | t_{WLH} | *1 | 25 | — | ns |
| Allowable FR delay time | t_{DF} | | -300 | +300 | ns |
| EIO setup time | t_{SUE} | | 10 | — | ns |
| Input signal change time | t_{r1}, t_{f1} | *3 | — | 50 | ns |
| DSPOF signal change time | t_{r2}, t_{f2} | | — | 100 | ns |


*1: t_{WLH} regulates high-level period of LP and low-level period of XSCL if LP is entered while XSCL is at low-level.

*2: High speed shift clock (XSCL) operation is regulated by the condition $t_r + t_f \leq (t_c - t_{WCL} - t_{WCH})$.

*3: When high speed data transfer is done with continuous shift clock, maximum of the LP signal $t_r + t_f$ is $(t_c + t_{WCH} - t_{LD} - t_{WLH} - t_{LH})$.

SED17A2

Output Timing Characteristics



($V_{CC} = +5.0V \pm 10\%$, $V_0 = +14.0$ to $42.0V$)

| Items | Codes | Conditions | Min. | Max. | Units |
|--------------------------|------------|-----------------|------|------|-------|
| EIO reset time | t_{ER} | CL (EIO) = 15pF | — | 50 | ns |
| EIO output delay time | t_{DCL} | | — | 25 | ns |
| LP→SEG output delay time | t_{LSD} | CL (On) = 100pF | — | 200 | ns |
| FR→SEG output delay time | t_{FRSD} | | — | 400 | ns |

($V_{CC} = +2.7V$ to $4.5V$, $V_0 = +14.0$ to $28.0V$)

| Items | Codes | Conditions | Min. | Max. | Units |
|--------------------------|------------|-----------------|------|------|-------|
| EIO reset time | t_{ER} | CL (EIO) = 15pF | — | 80 | ns |
| EIO output delay time | t_{DCL} | | — | 50 | ns |
| LP→SEG output delay time | t_{LSD} | CL (On) = 100pF | — | 400 | ns |
| FR→SEG output delay time | t_{FRSD} | | — | 800 | ns |

8. LCD DRIVE POWER SUPPLY

Setting up different voltage levels

When setting up respective voltage levels for LCD drive, the best way would be to resistively divide the potential between V0-GND by means of voltage follower using an operation amplifier. In consideration of the case of using an operation amplifier, the LCD driving minimum potential V5 and GND are separated and independent terminals are used.

However, since efficacy of the LCD driving output driver deteriorates when the potential of V5 goes up beyond the GND potential, the potential difference between V5-GND must always be kept at 0V to 2.5V.

When a resistance exists in series in the V0 (GND) power supply line, I0 at signal changes causes voltage drop at V0 (GND) of the LSI supply terminals disabling it to maintain the relations with the LCD potentials of ($V_{DDH} = V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$). This could result in permanent damage of the LSI.

When a protective resistor is employed, the voltage must be stabilized using an appropriate capacitance.

Precautions for turning power on or off

Since the LCD drive voltage of these LSIs are high, if a voltage of 30V or above is applied to the LCD drive circuit when the logic operation power is floating, the VCC is lowered to 2.6V or less or LCD drive signals are output before applied voltage to the LCD drive circuit is stabilized, excess current flows through possibly damaging the LSI.

It is therefore suggested to maintain the potential of the LCD drive to V5 level until the LCD drive circuit power is stabilized. Use the display off function ($\overline{\text{DSPOF}}$) for this purpose.

Maintain the following sequences when turning power on or off.

When turning power on: Turn on the logic operation power → turn on the LCD drive power or turn them on simultaneously.

When turning power off: Turn off the LCD drive power → turn off the logic operation power or turn them off simultaneously.


As a protection against excess current, insert a quick melting fuse in series in the LCD drive power line.

When using a protective resistor, an optimum resistance value must be selected considering the capacitance of the liquid crystal cells.

SED17A2


9. SAMPLE CIRCUIT

Large Screen LCD Structural Diagram



SED17A2

A Sample LCD Power Supply



- Smoothing capacitance must be added to the LCD drive power (V0-V5) at an appropriate position on the LCD module.
- V0, V1, V4 and V5 supply power to the SED1753 and V0, V2, V3 and V5 are used supplying power to the SED17A2T.
- Supplies logic operation voltage to respective ICs.
- Bias capacitors must be installed to appropriate positions between GND-VCC and GND-VDDH for stabilizing voltage and, thus, to provide protection against noise.

The high tension resistant power (GNDR, GNDL) line might as well be separated from that for the logic operation power (GND) line.

10. TCP

Sample SED17A2T TCP Pin Layout**

Note: It is not intended to regulate contour of TCP.

